The delay encountered by the signal (*) as it passes through the input filter (from the Field Input Terminal(S) to the input conversion circuit boundary).
